4.14.3.19 Remap Multiport DDR Register

This register can only be written if the WPEN bit is cleared in the Write Protection Mode register.

Name: SFR_REMAP_MP_DDR
Offset: 0x260
Reset: 0x00000000
Property: Read/Write

Bit 3130292827262524 
          
Access  
Reset  
Bit 2322212019181716 
          
Access  
Reset  
Bit 15141312111098 
   Host_13Host_12Host_11Host_10Host_9Host_8 
Access R/WR/WR/WR/WR/WR/W 
Reset 000000 
Bit 76543210 
 Host_7Host_6Host_5Host_4Host_3Host_2Host_1Host_0 
Access R/WR/WR/WR/WR/WR/WR/WR/W 
Reset 00000000 

Bits 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13 – Host_x Enable DDR Multiport Only for Host_x

Use instead of DDR_MP_EN in SFR_CCFG_EBICSA.