13.2.1.5 Step Five - Timing Simulation

After you are done with design implementation, you can verify that your design meets timing specifications. After creating a testbench using WaveFormer Pro, use the ModelSim VHDL or Verilog simulator to perform timing simulation.