16.1.8 Position 1 Counter Hold Register High

Name:	POS1HLD
Offset:	0x152


Bit	15	14	13	12	11	10	9	8
	POSHLDH[31:24]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0


Bit	7	6	5	4	3	2	1	0
	POSHLDH[23:16]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:0 – POSHLDH[31:16] Hold for Reading/Writing Position 1 Counter Register (POS1CNT) bits

DS70005628A

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.