3.4.3.8.3 Instruction ECC and Parity Scheme

Figure x-x graphically depicts the error correction scheme used in the Flash, PBU and CPU instruction buses. The diagram assumes a 128-bit Flash instruction word size, but note that this could differ depending on the specific device.