3.4.3.8 Cache and ISB Instruction Parity