16.3.30 ADC 2 Channel n Low Compare Register

Legend: n = ADC channel number (0-7); R = Readable bit; W = Writable bit

Name:	AD2CHnCMPLO
Offset:	0x92C, 0x94C, 0x96C, 0x98C, 0x9AC, 0x9CC, 0x9EC, 0xA0C


Bit	31	30	29	28	27	26	25	24
	CMPLO[31:24]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0


Bit	23	22	21	20	19	18	17	16
	CMPLO[23:16]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0


Bit	15	14	13	12	11	10	9	8
	CMPLO[15:8]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0


Bit	7	6	5	4	3	2	1	0
	CMPLO[7:0]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:0 – CMPLO[31:0] Low Threshold Comparator Value bits

DS70005629C

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.