41.3.3.7.3 Burst Accumulation

The figure below shows the timing diagram for the ADC when running in Burst Accumulation mode.

Figure 41-5. Timing Diagram - Burst Accumulation

Note:

The time from the conversion has finished to the outputs are available in the registers is 0.5 CLK_ADC cycles followed by one CLK_MAIN cycle. With a minimum prescaler of two, this sums up to the maximum of one CLK_ADC cycle.
The time from the final conversion has finished to the Result (ADCn.RESULT) register is updated is 0.5 CLK_ADC cycles followed by two CLK_MAIN cycles. With a minimum prescaler of two, this sums up to the maximum of 1.5 CLK_ADC cycles.
If the Low Latency (LOWLAT) bit is set to ‘1’ in the Control A (ADCn.CTRLA) register, the analog modules in the ADC will not turn OFF at the end of the conversion, which will eliminate the initialization time when triggering the following conversion.

The number of samples to accumulate is set by the Sample Number (SAMPNUM) bit field in the Control F (ADCn.CTRLF) register.

The total conversion time for a Burst Accumulation is calculated by:

t_{c o n v} = t_{i n i t i a l i z a t i o n} + \frac{(SAMPDUR + ½ + 10) \times SAMPNUM + 1.5}{f_{CLK_ADC}}

The Burst Accumulation conversion rate (f_conv) is calculated by:

f_{conv} = \frac{f_{CLK_ADC}}{SAMPDUR + ½ + 10}