10.6 Register Summary


Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00	SPLIM	7:0	SPLIML[7:0]
0x00	SPLIM	15:8	SPLIMH[15:8]
0x02 ... 0x03	Reserved
0x04	CCP	7:0	CCP[7:0]
0x05	CTRLA	7:0	NMIDIS	INJCOMP	INJPDD	INJPDA	INJPDC	INJPIA	INJPIC	SPLOCK
0x06	INTFLAGS	7:0				PARITYI	PARITYD	SPLIM	BUSERR	OPC
0x07 ... 0x0C	Reserved
0x0D	SP	7:0	SPL[7:0]
0x0D	SP	15:8	SPH[7:0]
0x0F	SREG	7:0	I	T	H	S	V	N	Z	C

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.