Bit 2 – CLKOEN Enable Clock Output
Driver to CLK_OUT
The corresponding data
direction register of the port has to be set as output to enable the driver. The
CLK_OUT prescaler settings (CLKOCR.CLKOS and CLKOD) can be modified only if the
clock output is disabled (CLKOCR.CLKOEN = 0).
Bits 1:0 – CLKOS[1:0] Clock Output
Source
Selects the reference clock
for the CLK_OUT divider, as described in the following table. This clock output
source can be modified only if the clock output is disabled (CLKOCR.CLKOEN =
0).
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
