11.13.10 Peripheral Interrupt Enable Register 3

Name:	PIE3
Offset:	0x4AD


Bit	7	6	5	4	3	2	1	0
	DMA2AIE	DMA2ORIE	DMA2DCNTIE	DMA2SCNTIE	DMA1AIE	DMA1ORIE	DMA1DCNTIE	DMA1SCNTIE
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – DMA2AIE DMA2 Abort Interrupt Enable

Value	Description
1	Enabled
0	Disabled

Bit 6 – DMA2ORIE DMA2 Overrun Interrupt Enable

Value	Description
1	Enabled
0	Disabled

Bit 5 – DMA2DCNTIE DMA2 Destination Count Interrupt Enable

Value	Description
1	Enabled
0	Disabled

Bit 4 – DMA2SCNTIE DMA2 Source Count Interrupt Enable

Value	Description
1	Enabled
0	Disabled

Bit 3 – DMA1AIE DMA1 Abort Interrupt Enable

Value	Description
1	Enabled
0	Disabled

Bit 2 – DMA1ORIE DMA1 Overrun Interrupt Enable

Value	Description
1	Enabled
0	Disabled

Bit 1 – DMA1DCNTIE DMA1 Destination Count Interrupt Enable

Value	Description
1	Enabled
0	Disabled

Bit 0 – DMA1SCNTIE DMA1 Source Count Interrupt Enable

Value	Description
1	Enabled
0	Disabled

DS40002671A

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.