11.13.32 Peripheral Interrupt Priority Register 1

Name:	IPR1
Offset:	0x49F


Bit	7	6	5	4	3	2	1	0
	CLB3IP	CLB2IP	CLB1IP	CLB0IP	ACTIP	ADIP	ADTIP	INT0IP
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

Bit 7 – CLB3IP CLB3 Interrupt Priority

Value	Description
1	High Priority
0	Low Priority

Bit 6 – CLB2IP CLB2 Interrupt Priority

Value	Description
1	High Priority
0	Low Priority

Bit 5 – CLB1IP CLB1 Interrupt Priority

Value	Description
1	High Priority
0	Low Priority

Bit 4 – CLB0IP CLB0 Interrupt Priority

Value	Description
1	High Priority
0	Low Priority

Bit 3 – ACTIP Active Clock Tuning Interrupt Priority

Value	Description
1	High Priority
0	Low Priority

Bit 2 – ADIP ADC Interrupt Priority

Value	Description
1	High Priority
0	Low Priority

Bit 1 – ADTIP ADC Threshold Interrupt Priority

Value	Description
1	High Priority
0	Low Priority

Bit 0 – INT0IP External Interrupt 0 Interrupt Priority

Value	Description
1	High Priority
0	Low Priority

DS40002671A

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.