3 Cache Controller

The SmartFusion 2 SoC FPGA has an instruction cache. The Arm^® Cortex^® -M3 processor interfaces to this instruction cache through the Cache Controller. The Cache Controller treats embedded SRAM (eSRAM), embedded nonvolatile memory (eNVM), or DDR memory as main memory.