46.11.1.2 LDO Regulator

Table 46-17. LDO Regulator Electrical Characteristics ⁽¹⁾
Symbol	Parameter	Conditions	Typ.	Units
VREGSCAL	Voltage scaling	min step size for PLx to Ply transition	5	mV
VREGSCAL	Voltage scaling	Voltage Scaling Period	1	µs

Note: 1. These values are based on simulation. They are not covered by production test limits or characterization.

Table 46-18. External Components Requirements in Linear Mode ⁽¹⁾
Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
C_IN	Input regulator capacitor	Tantalum or electrolitic dielectric	-	10	-	µF
C_IN	Input regulator capacitor	Ceramic dielectric X7R	-	100	-	nF
C_OUT	Output regulator capacitor	Tantalum or electrolitic dielectric	0.8	1	1.2	µF
C_OUT	Output regulator capacitor	Ceramic dielectric X7R	-	100		nF
Rserie_C_OUT	Serial resistance of COUT	-	-	-	0.5	Ω

Note:

These values are based on simulation. They are not covered by production test limits or characterization.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.