Jump to main content
Libero IDE v9.x
Search
Home
11
HDL Coding Style
11.2
Technology Independent Coding Styles
11.2.1
Sequential Devices
11.2.1.2
D-Latches
Previous
|
Next
1
FlashROM, Analog System Builder, and Flash Memory System Builder
2
Analog System Builder, FlashROM and Flash Memory System Builder
3
ChipEditor
4
Designer Documentation Catalog
5
Libero IDE
6
Design Constraints for Software
7
Innoveda eProduct Designer Interface Guide - UNIX
8
Innoveda eProduct Designer Interface Guide – Windows
9
FlashPro for Software
10
SmartGen Cores Reference
11
HDL Coding Style
11
Introduction
11.1
Design Flow
11.2
Technology Independent Coding Styles
11.2.1
Sequential Devices
11.2.1.1
Flip-Flops (Registers)
11.2.1.2
D-Latches
11.2.1.2.1
D-Latch with Data and Enable
11.2.1.2.2
D-Latch with Gated Asynchronous Data
11.2.1.2.3
D-Latch with Gated Enable
11.2.1.2.4
D-Latch with Asynchronous Reset
11.2.2
Operators
11.2.3
Datapath
11.2.4
Finite State Machine
11.2.5
Input-Output Buffers
11.2.6
Generics and Parameters
11.3
Performance Driven Coding
11.4
Technology Specific Coding Techniques
11.5
Revision History
11
Microchip FPGA Support
11
Microchip Information
12
Libero IDE Documentation Catalog
13
Libero IDE
14
Antifuse Macro Library Guide for Software
15
MultiView Navigator
16
NetlistViewer (non-MVN)
17
IGLOO, ProASIC3, SmartFusion and Fusion Macro Library for Software
18
ProASIC and ProASIC PLUS Macro Library for Software
19
PinEditor (non-MVN)
20
SmartPower
21
SmartTime
22
Timer
23
VHDL Vital Simulation
24
Verilog Simulation
25
Technical Support
26
About Microchip
11.2.1.2 D-Latches
This section describes and gives examples of different types of D-latches.
Rev: A
