21.16.3.5 Examples

set_max_delay 2 -from [all_registers] -to [get_ports {out}] set_max_delay 3 –to [all_registers –async_pins] set_false_path –from [all_registers –clock clk150] set_multicycle_path –to [all_registers –clock c* -data_pins

–clock_pins]