5.24.19 Synopsys Identify Debugger

Libero IDE integrates the Identify RTL debugger tool. It enables you to probe and debug your FPGA design directly in the source RTL. Use Identify software when the design behavior after programming is not in accordance with the simulation results.

To open the Identify RTL debugger, click the Debugging button in the Project Flow window.