Jump to main content
Libero IDE v9.x
Search
Home
22
Timer
22.12
Setting Preferences in Timer
Previous
|
Next
1
FlashROM, Analog System Builder, and Flash Memory System Builder
2
Analog System Builder, FlashROM and Flash Memory System Builder
3
ChipEditor
4
Designer Documentation Catalog
5
Libero IDE
6
Design Constraints for Software
7
Innoveda eProduct Designer Interface Guide - UNIX
8
Innoveda eProduct Designer Interface Guide – Windows
9
FlashPro for Software
10
SmartGen Cores Reference
11
HDL Coding Style
12
Libero IDE Documentation Catalog
13
Libero IDE
14
Antifuse Macro Library Guide for Software
15
MultiView Navigator
16
NetlistViewer (non-MVN)
17
IGLOO, ProASIC3, SmartFusion and Fusion Macro Library for Software
18
ProASIC and ProASIC PLUS Macro Library for Software
19
PinEditor (non-MVN)
20
SmartPower
21
SmartTime
22
Timer
22
Welcome to Timer
22.1
Timer User Interface
22.2
Summary Tab
22.3
Timer Expanded Path Window
22.4
Clocks Tab
22.5
Paths Tab
22.6
Breaks Tab
22.7
Timer Preferences
22.8
Timer Menu Commands
22.9
Timing Report Dialog Box
22.10
Determining your Clock Frequency
22.11
Adding and Removing Break Points
22.12
Setting Preferences in Timer
22.12.1
Delay Preferences
22.12.2
Changing and Displaying Paths
22.12.3
Displaying the Shortest Paths First
22.12.4
Delay Filters (max. or min.) / Sorting by Actual or Slack Delays
22.12.5
Best\Typical\Worst Case Analysis
22.12.6
Selecting Paths - Adding or Removing Break Paths
22.12.7
Adding and Removing Break Paths
22.12.8
Timer Tcl Preferences
22.13
Path Analysis
22.14
Specifying Timing Constraints
22.15
Constraint Guidelines
22.16
Timing Results
22.17
Keyword Filters
22.18
Calculating Delays
22.19
Using Chip Planner/ChipEditor with Timer
22.20
Timer Tcl Commands
22.21
Timing Delay Constraint Definitions
22.22
Glossary of Terms
22.23
Revision History
22
Microchip FPGA Support
22
Microchip Information
23
VHDL Vital Simulation
24
Verilog Simulation
25
Technical Support
26
About Microchip
22.12 Setting Preferences in Timer
Rev: A
