19.7.23 Fractional Divider

Table 19-28. Register Bit Attribute Legend
Symbol	Description	Symbol	Description	Symbol	Description
R	Readable bit	HC	Cleared by Hardware	(Grey cell)	Unimplemented
W	Writable bit	HS	Set by Hardware	X	Bit is unknown at Reset
K	Write to clear	S	Software settable bit	—	—

Name:	FRACDIV0
Offset:	0x6C
Reset:	0x00200000
Property:	RW


Bit	31	30	29	28	27	26	25	24
		INTDIV[14:8]
Access		RW	RW	RW	RW	RW	RW	RW
Reset		0	0	0	0	0	0	0


Bit	23	22	21	20	19	18	17	16
	INTDIV[7:0]
Access	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	1	0	0	0	0	0


Bit	15	14	13	12	11	10	9	8
	REMDIV[8:1]
Access	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0


Bit	7	6	5	4	3	2	1	0
	REMDIV[0]
Access	RW
Reset	0

Bits 30:16 – INTDIV[14:0] Frequency division factor integer part

Bits 15:7 – REMDIV[8:0] Frequency division factor reminder part

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.