1.3.2.2 PCIe Rootport Subsystem

The following figure shows the sub-blocks of PCIe_RP_0.

Figure 1-4. PCIe_RP SmartDesign