45.7.13 USART Interrupt Mask Register
For SPI specific configuration, see “USART Interrupt Mask Register (SPI_MODE)”.
For LIN specific configuration, see “USART Interrupt Mask Register (LIN_MODE)”.
For LON specific configuration, see “USART Interrupt Mask Register (LON_MODE)”.
The following configuration values are valid for all listed bit names of this register:
0: The corresponding interrupt is not enabled.
1: The corresponding interrupt is enabled.
Name: | US_IMR |
Offset: | 0x0010 |
Reset: | 0x0 |
Property: | Read-only |
Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
MANE | |||||||||
Access | R | ||||||||
Reset | 0 |
Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
CTSIC | DCDIC | DSRIC | RIIC | ||||||
Access | R | R | R | R | |||||
Reset | 0 | 0 | 0 | 0 |
Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
NACK | ITER | TXEMPTY | TIMEOUT | ||||||
Access | R | R | R | R | |||||
Reset | 0 | 0 | 0 | 0 |
Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
PARE | FRAME | OVRE | RXBRK | TXRDY | RXRDY | ||||
Access | R | R | R | R | R | R | |||
Reset | 0 | 0 | 0 | 0 | 0 | 0 |