10.2 Clock and Management
This chapter describes SmartGen clock and management cores, including clock conditioning, delayed and divided clock generation, glitch-free clock switching, PLL configuration, and related system-builder support.
This chapter describes SmartGen clock and management cores, including clock conditioning, delayed and divided clock generation, glitch-free clock switching, PLL configuration, and related system-builder support.
Rev: A