29.2.2 Idle Mode
The following occurs in Idle mode:
- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Peripheral Module Disable).
The device wakes up from Idle mode on any of these events:
- Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out
On wake-up from Idle mode, the clock is reapplied to the CPU and
instruction execution will begin (two to four clock cycles later), starting with the
instruction following the PWRSAV
instruction or the first instruction
in the ISR.
All peripherals also have the option to discontinue operation when Idle mode is entered to allow for increased power savings. This option is selectable in the control register of each peripheral; for example, the SIDL bit in the Timer1 Control register (T1CON[13]).