1.3.4 Memory Interface

(Ask a Question)

Valid locations for DDR memory interfaces are shown in PolarFire SoC Packaging Pin Assignment Table. By using Libero SoC, all individual DDR interface pins are identified from the DDR macro. For more information about the memory interface, see PolarFire FPGA and PolarFire SoC FPGA Memory Controller User Guide.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.