31.8.80 ETH Receive Symbol Errors Register

Table 31-95. Register Bit Attribute Legend
Symbol	Description	Symbol	Description	Symbol	Description
R	Readable bit	HC	Cleared by Hardware	(Grey cell)	Unimplemented
W	Writable bit	HS	Set by Hardware	X	Bit is unknown at Reset
K	Write to clear	S	Software settable bit	—	—

Name:	RSE
Offset:	0x1198
Reset:	0x00000000
Property:	Read-only


Bit	31	30	29	28	27	26	25	24

Access
Reset


Bit	23	22	21	20	19	18	17	16

Access
Reset


Bit	15	14	13	12	11	10	9	8
							RXSE[9:8]
Access							R	R
Reset							0	0


Bit	7	6	5	4	3	2	1	0
	RXSE[7:0]
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 9:0 – RXSE[9:0] Receive Symbol Errors

This bit field counts the number of frames that had RXER asserted during reception. For 10/100 mode symbol errors are counted regardless of frame length checks.