31.8.16 ETH Interrupt Disable Register
This register is write-only and will always return zero.
The following values are valid for all listed bit names of this register:
0: No effect.
1: Disables the corresponding interrupt.
Symbol | Description | Symbol | Description | Symbol | Description |
---|---|---|---|---|---|
R | Readable bit | HC | Cleared by Hardware | (Grey cell) | Unimplemented |
W | Writable bit | HS | Set by Hardware | X | Bit is unknown at Reset |
K | Write to clear | S | Software settable bit | — | — |
Name: | IDR |
Offset: | 0x102C |
Reset: | – |
Property: | Write-only |
Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
TSUTIMCMP | WOL | RXLPISBC | SRI | PDRSFT | PDRQFT | ||||
Access | W | W | R | W | W | W | |||
Reset | – | – | – | – | – | – |
Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
PDRSFR | PDRQFR | SFT | DRQFT | SFR | DRQFR | ||||
Access | W | W | W | W | W | W | |||
Reset | – | – | – | – | – | – |
Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
EXINT | PFTR | PTZ | PFNZ | HRESP | ROVR | ||||
Access | W | W | W | W | W | W | |||
Reset | – | – | – | – | – | – |
Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
TCOMP | TFC | RLEX | TUR | TXUBR | RXUBR | RCOMP | MFS | ||
Access | W | W | W | W | W | W | W | W | |
Reset | – | – | – | – | – | – | – | – |
Bit 29 – TSUTIMCMP TSU Timer Comparison
Bit 28 – WOL Wake On LAN
Bit 27 – RXLPISBC Receive LPI indication Status Bit Change
Receive LPI indication status bit change.
Cleared on read.