Jump to main content
Libero IDE v9.x
Search
Home
21
SmartTime
21.15
Constraints by File Format - SDC Command Reference
21.15.5
remove_clock_uncertainty
21.15.5.4
Exceptions
Previous
|
Next
1
FlashROM, Analog System Builder, and Flash Memory System Builder
2
Analog System Builder, FlashROM and Flash Memory System Builder
3
ChipEditor
4
Designer Documentation Catalog
5
Libero IDE
6
Design Constraints for Software
7
Innoveda eProduct Designer Interface Guide - UNIX
8
Innoveda eProduct Designer Interface Guide – Windows
9
FlashPro for Software
10
SmartGen Cores Reference
11
HDL Coding Style
12
Libero IDE Documentation Catalog
13
Libero IDE
14
Antifuse Macro Library Guide for Software
15
MultiView Navigator
16
NetlistViewer (non-MVN)
17
IGLOO, ProASIC3, SmartFusion and Fusion Macro Library for Software
18
ProASIC and ProASIC PLUS Macro Library for Software
19
PinEditor (non-MVN)
20
SmartPower
21
SmartTime
21
Introduction
21.1
Design Flows with SmartTime
21.2
Starting and Closing SmartTime
21.3
SmartTime Components
21.4
SmartTime Constraint Scenario
21.5
Setting SmartTime Options
21.6
SmartTime Tutorial
21.7
SmartTime Constraints Editor
21.8
SmartTime Timing Analyzer
21.9
Advanced Timing Analysis
21.10
Generating Timing Reports
21.11
Timing Concepts
21.12
Dialog Boxes
21.13
Menus, Tools, and Shortcut Keys
21.14
Data Change History – SmartTime
21.15
Constraints by File Format - SDC Command Reference
21.15.1
About Synopsys Design Constraints (SDC) Files
21.15.2
SDC Syntax Conventions
21.15.3
create_clock
21.15.4
create_generated_clock
21.15.5
remove_clock_uncertainty
21.15.5.1
Arguments
21.15.5.2
Supported Families
21.15.5.3
Description
21.15.5.4
Exceptions
21.15.5.5
Examples
21.15.6
set_clock_latency
21.15.7
set_clock_uncertainty
21.15.8
set_disable_timing
21.15.9
set_false_path
21.15.10
set_input_delay
21.15.11
set_load
21.15.12
set_max_delay (SDC)
21.15.13
set_min_delay
21.15.14
set_multicycle_path
21.15.15
set_output_delay
21.16
Design Object Access Commands
21.17
Glossary
21.18
Revision History
21
Microchip FPGA Support
21
Microchip Information
22
Timer
23
VHDL Vital Simulation
24
Verilog Simulation
25
Technical Support
26
About Microchip
21.15.5.4 Exceptions
None
Rev: A
