Jump to main content
38.7.22 DMA Interrupt Enable Clear
Table 38-29. Register Bit Attribute
Legend Symbol Description Symbol Description Symbol Description R Readable bit HC Cleared by Hardware (Grey cell) Unimplemented W Writable bit HS Set by Hardware X Bit is unknown at Reset K Write to clear S Software settable bit — —
Name: DMAINTENCLR Offset: 0x0F0 Reset: 0x00000000 Property: RW
Bit 31 30 29 28 27 26 25 24 Access Reset
Bit 23 22 21 20 19 18 17 16 SOVFL Access R/W Reset 0
Bit 15 14 13 12 11 10 9 8 Access Reset
Bit 7 6 5 4 3 2 1 0 RBF[3:0] RAF[3:0] Access R/W R/W R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0
Bit 16 – SOVFL Synchonizer Overflow
Bits 7:4 – RBF[3:0] Ram Buffer B Full
Bits 3:0 – RAF[3:0] Ram Buffer A Full
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
