18.1 Device-Specific Information

Table 18-1. DAC Summary
DAC Module Instances	Inputs per Instance	DAC Outputs	Clock Source	Peripheral Bus Speed
8	5 External, 1 Internal	2	CLKGEN7	Standard

Table 18-2. High-Speed Analog Comparator Module Availability
Comparator Input	48-Pin	64-Pin	80-Pin	100-Pin	128-Pin	129-Pin	PPS
ALLCMPNC	x	x	x	x	x	x	No
ALLCMPND	x	x	x	x	x	x	No
ALLCMPNE	—	x	x	x	x	x	No
ALLCMPNF	—	x	x	x	x	x	No
ALLCMPP	x	x	x	x	x	x	No
CMPP1A	x	x	x	x	x	x	No
CMPP1B	x	x	x	x	x	x	No
CMPP1C	x	x	x	x	x	x	No
CMPP1D	—	—	x	x	x	x	No
CMPP2A	x	x	x	x	x	x	No
CMPP2B	x	x	x	x	x	x	No
CMPP2C	x	x	x	x	x	x	No
CMPP2D	-	x	x	x	x	x	No
CMPP3A	x	x	x	x	x	x	No
CMPP3B	x	x	x	x	x	x	No
CMPP3C	x	x	x	x	x	x	No
CMPP3D	—	—	x	x	x	x	No
CMPP4A	x	x	x	x	x	x	No
CMPP4B	x	x	x	x	x	x	No
CMPP4C	x	x	x	x	x	x	No
CMPP4D	x	x	x	x	x	x	No
CMPP5A	x	x	x	x	x	x	No
CMPP5B	x	x	x	x	x	x	No
CMPP5C	—	x	x	x	x	x	No
CMPP5D	—	—	x	x	x	x	No
CMPP6A	x	x	x	x	x	x	No
CMPP6B	x	x	x	x	x	x	No
CMPP6C	-	x	x	x	x	x	No
CMPP7A	x	x	x	x	x	x	No
CMPP7B	—	x	x	x	x	x	No
CMPP7C	—	—	—	x	x	x	No
CMPP7D	x	x	x	x	x	x	No
CMPP8A	—	x	x	x	x	x	No
CMPP8B	—	—	x	x	x	x	No
CMPP8C	—	—	—	x	x	x	No
CMPP8D	—	x	x	x	x	x	No

Table 18-3. Slope Start Signal Selection (SLPSTRT)
Slope Start Signal Selection	Source
15	N/A
14	RPV 15
13	RPV 14
12	APWM4
11	APWM3
10	APWM2
9	APWM1
8	PWM8
7	PWM7
6	PWM6
5	PWM5
4	PWM4
3	PWM3
2	PWM2
1	PWM1
0	N/A

Table 18-4. Slope Stop A Signal Select bits (SLPSTOPA)
Slope Stop A Signal Selection	Source
15	N/A
14	RPV 15
13	RPV 14
12	APWM4
11	APWM3
10	APWM2
9	APWM1
8	PWM8
7	PWM7
6	PWM6
5	PWM5
4	PWM4
3	PWM3
2	PWM2
1	PWM1
0	N/A

Table 18-5. Slope Stop B Signal Select bits (SLPSTOPB)
Slope Stop B Signal Selection	Source
15	N/A
14	RPV 15
13	RPV 14
12	APWM4
11	APWM3
10	APWM2
9	APWM1
8	PWM8
7	PWM7
6	PWM6
5	PWM5
4	PWM4
3	PWM3
2	PWM2
1	PWM1
0	N/A

Table 18-6. Hysteretic Comparator Function Input Select Bits (HCFSEL)
Hysterectic Comparator Function Input Selection	Description
15	N/A
14	RPV 15
13	RPV 14
12	APWM4H
11	APWM3H
10	APWM2H
9	APWM1H
8	PWM8H
7	PWM7H
6	PWM6H
5	PWM5H
4	PWM4H
3	PWM3H
2	PWM2H
1	PWM1H
0	N/A

The calibration register FPDMDAC is located in Flash at 0x7F20E0 with the POSINLADJ, NEGINLADJ and DNLADJ bit fields. The location should be copied and written to the corresponding bit fields in the DACCTRL1 SFR at start up.

Table 18-7. FPDMDAC Calibration Register
Name	Address Offset	Bit Field	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3
FPDMDAC	0x000	31:24	—	—	—	—	cfg_dac_filter[3:0]
		23:16	—	—	POSINLADJ[5:0]
		15:8	—	NEGINLADJ[6:0]
		7:0	—	—	—	DNLADJ[4:0]