3.4.3 Operation
The PBU registers only have control to enable or disable certain PBU functions. Parameters such as ISB depth, ISB number of buffers, cache associativity, etc., are all fixed.
The CHECON.ON bit is reset to ‘1
’ by default. This provides the best CPU
performance for both linear code and program flow changes. The ON bit can be cleared in
software to disable most caching functions and make the PBU behave as a basic 2-deep
prefetch buffer. This results in lower code performance due to longer program flow
changes but still gives deterministic execution behavior, and thus, the program flow
changes to longer execution time but takes a constant number of cycles.