38.6.6 ADC Channel Disable Register
This register can only be written if the WPEN bit is cleared in the ADC Write Protection Mode Register.
Warning: If the corresponding channel is disabled during a conversion, or if it
is disabled and then reenabled during a conversion, its associated data and
corresponding ADC_EOC_ISR.EOCx, ADC_ISR.GOVRE and ADC_OVER.OVREx flags are
unpredictable.
| Name: | ADC_CHDR |
| Offset: | 0x14 |
| Reset: | – |
| Property: | Write-only |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| CH31 | CH30 | ||||||||
| Access | W | W | |||||||
| Reset | – | – |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Access | |||||||||
| Reset |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| CH15 | CH14 | CH13 | CH12 | CH11 | CH10 | CH9 | CH8 | ||
| Access | W | W | W | W | W | W | W | W | |
| Reset | – | – | – | – | – | – | – | – |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| CH7 | CH6 | CH5 | CH4 | CH3 | CH2 | CH1 | CH0 | ||
| Access | W | W | W | W | W | W | W | W | |
| Reset | – | – | – | – | – | – | – | – |
Bits 30, 31 – CH30, CH31 Channel x Disable
| Value | Description |
|---|---|
| 0 | No effect. |
| 1 | Disables the corresponding channel. |
Bits 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 – CHx Channel x Disable
| Value | Description |
|---|---|
| 0 | No effect. |
| 1 | Disables the corresponding channel. |