38.6.17 ADC End Of Conversion Interrupt Status Register
| Name: | ADC_EOC_ISR |
| Offset: | 0x40 |
| Reset: | 0x00000000 |
| Property: | Read-only |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| EOC31 | EOC30 | ||||||||
| Access | W | W | |||||||
| Reset | 0 | 0 |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Access | |||||||||
| Reset |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| EOC15 | EOC14 | EOC13 | EOC12 | EOC11 | EOC10 | EOC9 | EOC8 | ||
| Access | W | W | W | W | W | W | W | W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| EOC7 | EOC6 | EOC5 | EOC4 | EOC3 | EOC2 | EOC1 | EOC0 | ||
| Access | W | W | W | W | W | W | W | W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
Bits 30, 31 – EOC30, EOC31 End of Conversion Interrupt Enable x
| Value | Description |
|---|---|
| 0 | The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers. |
| 1 | The corresponding analog channel is enabled and conversion is complete. |
Bits 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 – EOCx End of Conversion x (automatically set / cleared)
| Value | Description |
|---|---|
| 0 | The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers. |
| 1 | The corresponding analog channel is enabled and conversion is complete. |