38.6.3 ADC Channel Sequence Register 1

This register can only be written if the WPEN bit is cleared in the ADC Write Protection Mode Register.

Name: ADC_SEQR1
Offset: 0x08
Reset: 0x00000000
Property: Read/Write

Bit 3130292827262524 
 USCH8[3:0]USCH7[3:0] 
Access R/WR/WR/WR/WR/WR/WR/WR/W 
Reset 00000000 
Bit 2322212019181716 
 USCH6[3:0]USCH5[3:0] 
Access R/WR/WR/WR/WR/WR/WR/WR/W 
Reset 00000000 
Bit 15141312111098 
 USCH4[3:0]USCH3[3:0] 
Access R/WR/WR/WR/WR/WR/WR/WR/W 
Reset 00000000 
Bit 76543210 
 USCH2[3:0]USCH1[3:0] 
Access R/WR/WR/WR/WR/WR/WR/WR/W 
Reset 00000000 

Bits 0:3, 4:7, 8:11, 12:15, 16:19, 20:23, 24:27, 28:31 – USCHx User Sequence Number x

The allowed range is 0 to 15, thus only a CH0 to CH15 sequence can be used.

This register can be used only if ADC_MR.USEQ is set to ‘1’.

Any USCHx field is processed only if the bit CHx-1 in ADC_CHSR reads logical ‘1’, else any value written in USCHx does not add the corresponding channel in the conversion sequence.

Configuring the same value in different fields leads to multiple samples of the same channel during the conversion sequence. This can be done consecutively, or not, according to user needs.

Example: For each trigger event, to obtain the “CH3 CH1 CH0 CH4 CH4” conversion sequence, use the following settings:

ADC_SEQR1.USCH1=3, ADC_CHSR.CH0=1

ADC_SEQR1.USCH2=1, ADC_CHSR.CH1=1

ADC_SEQR1.USCH3=0, ADC_CHSR.CH2=1

ADC_SEQR1.USCH4=4, ADC_CHSR.CH3=1

ADC_SEQR1.USCH5=4, ADC_CHSR.CH4=1