4.4.2 Reading the eNVM Block
Any master connected on the AHB bus matrix (for example, Cortex-M3 processor, HPDMA, PDMA, user logic in FPGA) can access the eNVM blocks using the address range provided in Table 4-1 for read operations.
Any master connected on the AHB bus matrix (for example, Cortex-M3 processor, HPDMA, PDMA, user logic in FPGA) can access the eNVM blocks using the address range provided in Table 4-1 for read operations.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.