37.4.22 I3CxSADR

Note:

To guarantee expected behavior, this register should only be written when the module is disabled (EN = 0).

Name:	I3CxSADR
Address:	0x09A, 0x0CD

Static Address


Bit	7	6	5	4	3	2	1	0
		SADR[6:0]
Access		R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset		0	0	0	0	0	0	0

Bits 6:0 – SADR[6:0] Target Static Address

To guarantee expected behavior, this register should only be written when the module is disabled (EN Target Enable = 0).

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.