21.10.3.3.3 Input to Register Set

This set reports the paths from the top level design input ports to the registers in the current clock domain.