21.10.3.3.4 Register to Output Set

This set reports the paths from the registers clock pins to the top level design output ports in the current clock domain.