Jump to main content
Libero IDE v9.x
Libero IDE v9.x
  1. Home
  2. 9 FlashPro for Software
  3. 9.13 Generating Programming Files
  4. 9.13.3 Creating a Programming Database (PDB) File in Designer
  5. 9.13.3.1 See Also
Previous | Next
  • 1 FlashROM, Analog System Builder, and Flash Memory System Builder
  • 2 Analog System Builder, FlashROM and Flash Memory System Builder
  • 3 ChipEditor
  • 4 Designer Documentation Catalog
  • 5 Libero IDE
  • 6 Design Constraints for Software
  • 7 Innoveda eProduct Designer Interface Guide - UNIX
  • 8 Innoveda eProduct Designer Interface Guide – Windows
  • 9 FlashPro for Software
    • 9.1 About FlashPro®
    • 9.2 Supported Families
    • 9.3 FlashPro® Interface
    • 9.4 Introductory Programming Tutorials
    • 9.5 Advanced Tutorials
    • 9.6 Programming Settings and Operations
    • 9.7 Chain Programming
    • 9.8 Chain Editing
    • 9.9 Configuring a Programmer
    • 9.10 Configuring Security
    • 9.11 IGLOO and ProASIC3 Programming
    • 9.12 SmartFusion® and Fusion (AFS) Programming
    • 9.13 Generating Programming Files
      • 9.13.1 Generate a Programming File in FlashPoint
      • 9.13.2 Generate a Programming File for SmartFusion®
      • 9.13.3 Creating a Programming Database (PDB) File in Designer
        • 9.13.3.1 See Also
      • 9.13.4 Programming Embedded Flash Memory Block
      • 9.13.5 Programming the FPGA Array
      • 9.13.6 Programming the FlashROM
      • 9.13.7 Silicon Signature
      • 9.13.8 Programming Security Settings
      • 9.13.9 Custom Security Levels
      • 9.13.10 Reprogramming a Secured Device
      • 9.13.11 Custom Serialization Data for FlashROM Region
      • 9.13.12 Custom Serialization Data File Format
      • 9.13.13 Specifying I/O States During Programming
      • 9.13.14 Custom I/O Settings and Boundary Scan Registers
      • 9.13.15 Specifying I/O States During Programming - I/O States and BSR Details
      • 9.13.16 Specify I/O States During Programming Dialog Box
      • 9.13.17 Parallel Port Cable Information
    • 9.14 Importing and Exporting Files
    • 9.15 Using Hot Keys
    • 9.16 Troubleshooting
    • 9.17 Electronic Parameters
    • 9.18 Electronic Specifications
    • 9.19 Solutions to Common Issues Using Device Debug
    • 9.20 Frequently Asked Questions
    • 9.21 Embedded Flash Memory (NVM) Frequently Asked Questions
    • 9.22 Device Debug User Interface
    • 9.23 Revision History
    • 9 Microchip FPGA Support
    • 9 Microchip Information
  • 10 SmartGen Cores Reference
  • 11 HDL Coding Style
  • 12 Libero IDE Documentation Catalog
  • 13 Libero IDE
  • 14 Antifuse Macro Library Guide for Software
  • 15 MultiView Navigator
  • 16 NetlistViewer (non-MVN)
  • 17 IGLOO, ProASIC3, SmartFusion and Fusion Macro Library for Software
  • 18 ProASIC and ProASIC PLUS Macro Library for Software
  • 19 PinEditor (non-MVN)
  • 20 SmartPower
  • 21 SmartTime
  • 22 Timer
  • 23 VHDL Vital Simulation
  • 24 Verilog Simulation
  • 25 Technical Support
  • 26 About Microchip

9.13.3.1 See Also

Configuring security and FlashROM settings in FlashPro Configuring security settings in FlashPro

Configuring FPGA array settings Configuring FlashROM settings in FlashPro

Configuring Embedded Flash Memory Block settings in FlashPro

Rev: A

About
Company
Careers
Contact Us
Media Center
Investor Relations
Corporate Responsibility

Support
Microchip Forums
AVR Freaks
Design Help
Technical Support
Export Control Data
PCNs

Quick Links
microchipDIRECT.com
Microchip University
myMicrochip
Blogs
Reference Designs
Parametric Search
Microchip Logo

Microchip Technology Inc.

2355 West Chandler Blvd.

Chandler, Arizona, USA

Microchip Facebook
Microchip LinkedIn
Microchip Twitter
Microchip Instagram
Microchip Weibo

© Copyright 1998-2024 Microchip Technology Inc. All rights reserved. Shanghai ICP Recordal No.09049794

Terms Of Use
Privacy Notice
Legal
Your Privacy Choices California Consumer Privacy Act (CCPA) Opt-Out Icon