Jump to main content
32.8.120 External FIFO Interface
Enable
Table 32-135. Register Bit Attribute
Legend Symbol Description Symbol Description Symbol Description R Readable bit HC Cleared by Hardware (Grey cell) Unimplemented W Writable bit HS Set by Hardware X Bit is unknown at Reset K Write to clear S Software settable bit — —
Name: EFIEN Offset: 0x004C Reset: 0x00000000 Property: Read/Write
Bit 31 30 29 28 27 26 25 24 Access Reset
Bit 23 22 21 20 19 18 17 16 Access Reset
Bit 15 14 13 12 11 10 9 8 Access Reset
Bit 7 6 5 4 3 2 1 0 EFIEN Access R/W Reset 0
Bit 0 – EFIEN External FIFO Write
Enable Value Description 0 Disabled. 1 Enabled.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
