34.2.2 Deadman Timer Preclear Register
Note:
- STEP1[15:8] (DMTPRECLR[15:8]) bits are cleared when a DMT Reset event occurs.
- STEP1 bits are also cleared if the STEP2 (DMTCLR[7:0]) bits are loaded with the correct value in the correct sequence.
| Name: | DMTPRECLR |
| Offset: | 0x3A04 |
| Property: | R/W |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| Access | |||||||||
| Reset |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Access | |||||||||
| Reset |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| STEP1[7:0] | |||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Access | |||||||||
| Reset |
Bits 15:8 – STEP1[7:0] Preclear Enable bits(1,2)
| Value | Description |
|---|---|
| 01000000b | Enables the Deadman Timer preclear. |
| All other write patterns | Sets the BAD1 flag. |