22.2.6 PTG Timer0 Limit Register

Name:	PTGT0LIM
Offset:	0x90C


Bit	15	14	13	12	11	10	9	8
	PTGT0LIM[15:8]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0


Bit	7	6	5	4	3	2	1	0
	PTGT0LIM[7:0]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:0 – PTGT0LIM[15:0] PTG Timer0 Limit Register bits

General Purpose Timer0 Limit register.

DS70005633B

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.