7.1.11 FEPUCB Configuration Register

Name:	FEPUCB
Offset:	0x7F40B0


Bit	31	30	29	28	27	26	25	24
	FEPUCB[31:24]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0


Bit	23	22	21	20	19	18	17	16
	FEPUCB[23:16]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0


Bit	15	14	13	12	11	10	9	8
	FEPUCB[15:8]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0


Bit	7	6	5	4	3	2	1	0
	FEPUCB[7:0]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:0 – FEPUCB[31:0] UCB Erase Protect Register bits

UCB Erase Protect Code = 32’h84C1_F396

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.