37.4.39 I3CxMRS

Note:
  1. This register follows the definition of GETMXDS CCC Maximum Write Speed Byte format as per the MIPI I3C 1.1.1 Specification. The Controller can read this byte during GETMXDS CCC.
  2. To ensure expected behavior, this register should only be written when the module is disabled (EN = 0).
Name: I3CxMRS
Address: 0x0AD, 0x0E0

Maximum Read Speed

Bit 76543210 
 MRS[7]MRS[6]MRS[5:3]MRS[2:0] 
Access R/WR/WR/WR/WR/WR/WR/WR/W 
Reset 00000000 

Bit 7 – MRS[7]  MIPI Reserved

Bit 6 – MRS[6]  Stop between Write-to-Read

ValueDescription
1 If I3CxMRT != 0, the Target permits Write-to-Read to be split by a Stop condition
0 If I3CxMRT !=0, the Target does not permit Write-to-Read to be split by a Stop condition. A Stop in between will cancel the Read request.

Bits 5:3 – MRS[5:3]  Clock To Data Turnaround Time (TSCO)

ValueDescription
111 TSCO > 12 ns and is reported by private agreement
110 MIPI Reserved
101 MIPI Reserved
100 ≤12 ns
011 ≤11 ns
010 ≤10 ns
001 ≤9 ns
000 ≤8 ns

Bits 2:0 – MRS[2:0]  Maximum Sustained Read Speed for Non-CCC Messages

ValueDescription
111 MIPI Reserved
110 MIPI Reserved
101 MIPI Reserved
100 2 MHz
011 4 MHz
010 6 MHz
001 8 MHz
000 FSCL Max
This register follows the definition of GETMXDS CCC Maximum Write Speed Byte format as per the MIPI I3C 1.1.1 Specification. The Controller can read this byte during GETMXDS CCC. To ensure expected behavior, this register should only be written when the module is disabled (EN Target Enable = 0).