A write to a PORTD
register writes to the corresponding LATD register (PORTD data latch). Those I/O port
pin(s) configured as outputs are updated. A write to a PORTD register is effectively the
same as a write to a LATD register. A read from a PORTD register reads the synchronized
signal applied to the port I/O pins.
Name:
PORTD
Offset:
0x320
Reset:
0x0
Property:
-
Bit
31
30
29
28
27
26
25
24
Access
Reset
Bit
23
22
21
20
19
18
17
16
Access
Reset
Bit
15
14
13
12
11
10
9
8
Access
Reset
Bit
7
6
5
4
3
2
1
0
RDx
RDx
RDx
RDx
RDx
RDx
RDx
RDx
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset
0
0
0
0
0
0
0
0
Bits 0,1,2,3,4,5,6,7 – RDx (x = 0 to 7; x = 0
for bit0 mapped to PD0, … x = 7 for bit7 mapped to PD7) PortD
configuration
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
