The LATC register (PORTC
data latch) holds data written to port I/O pins. A write to a LATC register latches data
to corresponding port I/O pins. Those I/O port pins configured as outputs are updated. A
read from a LATC register reads the data held in the PORTC data latch, not from the port
I/O pins.
Name:
LATC
Offset:
0x230
Reset:
0x0
Property:
-
Bit
31
30
29
28
27
26
25
24
Access
Reset
Bit
23
22
21
20
19
18
17
16
Access
Reset
Bit
15
14
13
12
11
10
9
8
LATCx
LATCx
LATCx
LATCx
Access
R/W
R/W
R/W
R/W
Reset
0
0
0
0
Bit
7
6
5
4
3
2
1
0
LATCx
LATCx
LATCx
Access
R/W
R/W
R/W
Reset
0
0
0
Bits 0,1,7,8,9,10,11 – LATCx (x = 0, 1, 7, 8, 9,
10, 11; x = 0 for bit0 mapped to PC0, … x = 11 for bit11 mapped to PC11) Latch
configuration for PortC
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.