Jump to main content

High-Performance dsPIC33A Core with Floating-Point Unit, High-Speed ADCs and High-Speed PWM

Home
3 CPU
3.6 Floating-Point Unit (FPU) Coprocessor
3.6.8 FPU Module Operation

Operating Conditions
High-Performance dsPIC33A DSP/CISC CPU
Memory Features
Security Features
High-Speed PWM
High-Speed Analog-to-Digital Converters
Peripheral Features
Analog Features
Safety Features
Functional Safety Support
Qualification
Programming and Debug Interfaces
dsPIC33AK512MPS512 Family Features
Pin Diagrams
Pinout I/O Descriptions
Terminology Cross Reference
1 Device Overview
2 Guidelines for Getting Started with Digital Signal Controllers
3 CPU
- 3.1 Architectural Overview
- 3.2 Register Summary
- 3.3 Operation
- 3.4 Prefetch Branch Unit (PBU)
- 3.5 Performance Monitor Unit (PMU)
- 3.6 Floating-Point Unit (FPU) Coprocessor
  - 3.6.1 Features
  - 3.6.2 Architectural Overview
  - 3.6.3 Zero, Infinity, Not a Number (NaN) and Subnormal Values
  - 3.6.4 Floating-Point Data Register (F0-F31)
    Floating-Point Data Register (F0-F31)
  - 3.6.5 Floating-Point Control Register
    Floating-Point Control Register
  - 3.6.6 Floating-Point Status Register
    Floating-Point Status Register
  - 3.6.7 Floating-Point Exception Address Capture Register
    Floating-Point Exception Address Capture Register
  - 3.6.8 FPU Module Operation
4 Memory Organization
5 Data Memory
6 Flash Program Memory
7 Configuration Bits
8 Security Module
9 Resets
10 Interrupt Controller
11 I/O Ports with Edge Detect
12 Oscillator Module
13 Direct Memory Access (DMA) Controller
14 CAN Flexible Data-Rate (FD) Protocol Module
15 High-Resolution PWM with Fine Edge Placement
16 40 MSPS Analog-to-Digital Converter (ADC)
17 Integrated Touch Controller (ITC)
18 High-Speed Analog Comparator with Slope Compensation DAC
19 Quadrature Encoder Interface (QEI)
20 Universal Asynchronous Receiver Transmitter (UART)
21 Serial Peripheral Interface (SPI)
22 Inter-Integrated Circuit (I²C)
23 Single-Edge Nibble Transmission (SENT)
24 Bidirectional Serial Synchronous (BiSS) Module
25 Timers
26 Capture/Compare/PWM/Timer Modules (CCP)
27 Configurable Logic Cell (CLC)
28 Peripheral Trigger Generator (PTG)
29 32-Bit Programmable Cyclic Redundancy Check (CRC) Generator
30 Current Bias Generator (CBG)
31 UREF Reference Output
32 Operational Amplifier (Op Amp)
33 Watchdog Timer (WDT)
34 Deadman Timer (DMT)
35 Device Power-Saving Modes
36 JTAG Interface
37 In-Circuit Debugger
38 Instruction Set Summary
39 Development Support
40 Electrical Characteristics
41 Packaging Information
42 Revision History
43 Product Identification System
Microchip Information