Jump to main content
SmartFusion 2 Microcontroller Subsystem
Search
Home
5
Embedded SRAM (eSRAM) Controllers
5.2
Functional Description
5.2.2
Modes of Operation
Introduction
1
Cortex-M3 Processor Overview and Debug Features
2
Cortex-M3 Processor (Reference Material)
3
Cache Controller
4
Embedded NVM (eNVM) Controllers
5
Embedded SRAM (eSRAM) Controllers
5.1
Features
5.2
Functional Description
5.2.1
Memory Organization
5.2.2
Modes of Operation
5.2.2.1
SECDED-ON
5.2.2.2
SECDED-OFF
5.2.3
Pipeline Modes and WAIT States for Read and Write Operations
5.3
How to Use eSRAM
5.4
SYSREG Control Registers
6
AHB Bus Matrix
7
High Performance DMA Controller
8
Peripheral DMA
9
Universal Serial Bus On-The-Go Controller
10
Ethernet MAC
11
CAN Controller
12
MMUART Peripherals
13
Serial Peripheral Interface Controller
14
Inter-Integrated Circuit Peripherals
15
MSS GPIO
16
Communication Block
17
RTC System
18
System Timer
19
Watchdog Timer
20
Reset Controller
21
System Register Block
22
Fabric Interface Interrupt Controller
23
Fabric Interface Controller
24
APB Configuration Interface
25
Error Detection and Correction Controllers
26
Revision History
Microchip FPGA Support
Microchip Information
5.2.2 Modes of Operation
eSRAM controller has two modes of operations: SECDED-ON and SECDED-OFF.
