31.6.4 Interrupt Enable SET REGISTER
| Symbol | Description | Symbol | Description | Symbol | Description |
|---|---|---|---|---|---|
| R | Readable bit | HC | Cleared by Hardware | (Grey cell) | Unimplemented |
| W | Writable bit | HS | Set by Hardware | X | Bit is unknown at Reset |
| K | Write to clear | S | Software settable bit | — | — |
| Name: | INTENSET |
| Offset: | 0xc |
| Reset: | 0x00000000 |
| Property: | R/S |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| Access | |||||||||
| Reset |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| FLTCAP | |||||||||
| Access | R/S | ||||||||
| Reset | 0 |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| CRCERR | CRCDONE | ||||||||
| Access | R/S | R/S | |||||||
| Reset | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| SERR | |||||||||
| Access | R/S | ||||||||
| Reset | 0 |
Bit 16 – FLTCAP Read value:
Writing a '0' to this bit has no effect.
Writing a 1 to this bit will enable the ECC Fault Capture as an interrupt request.
Reading this bit returns whether this interrupt is enabled.
| Value | Name | Description |
|---|---|---|
| 1 | Interrupt Enabled | |
| 0 | Interrupt Disabled |
Bit 9 – CRCERR Read value:
Writing a '0' to this bit has no effect.
Writing a 1 to this bit will enable the CRC Error as an interrupt request.
Reading this bit returns whether this interrupt is enabled.
| Value | Name | Description |
|---|---|---|
| 1 | Interrupt Enabled | |
| 0 | Interrupt Disabled |
Bit 8 – CRCDONE Read value:
Writing a '0' to this bit has no effect.
Writing a 1 to this bit will enable the CRC Calculation Done as an interrupt request.
Reading this bit returns whether this interrupt is enabled.
| Value | Name | Description |
|---|---|---|
| 1 | Interrupt Enabled | |
| 0 | Interrupt Disabled |
Bit 0 – SERR Read value:
Writing a '0' to this bit has no effect.
Writing a 1 to this bit will enable the Flash SEC as an interrupt request.
Reading this bit returns whether this interrupt is enabled.
| Value | Name | Description |
|---|---|---|
| 1 | Interrupt Enabled | |
| 0 | Interrupt Disabled |