20.3.7 UARTx Timing Parameter B Register

Note:
  1. The WIP bit is relevant when the UART clock differs from the CPU clock. It indicates whether the UART and CPU clocks are synchronized for writes to the parameter registers.
Name: UxPB
Offset: 0x1718, 0x1758, 0x1798

Bit 3130292827262524 
 WIP        
Access R/W 
Reset 0 
Bit 2322212019181716 
 P3[23:16] 
Access R/WR/WR/WR/WR/WR/WR/WR/W 
Reset 00000000 
Bit 15141312111098 
 P3[15:8] 
Access R/WR/WR/WR/WR/WR/WR/WR/W 
Reset 00000000 
Bit 76543210 
 P3[7:0] 
Access R/WR/WR/WR/WR/WR/WR/WR/W 
Reset 00000000 

Bit 31 – WIP  UxPB Write in Progress bit(1)

ValueDescription
1 Write still in progress (user should not update the UxPB registers).
0 No write in progress (user can update the UxPB registers).

Bits 23:0 – P3[23:0] Parameter 3 bits

DMX RX:

The last byte number to receive – 1, not including start code (bits[8:0])

LIN Responder RX:

Number of bytes to receive (bits[7:0])

Asynchronous RX:

Used to mask the P2 address bits; 1 = P2 address bit is used, 0 = P2 address bit is masked off (bits[7:0]).

Smart Card Mode:

Waiting Time Counter bits (bits[23:0])

Other Modes:

Not used