7.2.1 Architecture Overview

HPDMA mainly consists of following sub-blocks, as shown in the following figure:

  • Interfaces
  • Configuration and Status Registers
  • DMA Controller
  • Write Buffer Controller
  • Read Buffer Controller
  • Data Buffer
Figure 7-2. HPDMA Controller Block Diagram