3.2.2 Memory Mapping
The following sections explain memory mapping for eNVM, eSRAM, and DDR address spaces to cache regions.
The following sections explain memory mapping for eNVM, eSRAM, and DDR address spaces to cache regions.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.